

IN THE CLAIMS:

1 1. (CURRENTLY AMENDED) A current mode transfer logic transmission line driver
2 system comprising:

3 a transmission line, defining at least a first and a second signal carrying conduc-
4 | tor, the transmission line defining a characteristic ~~impedance~~,impedance;

5 with the transfer logic in one logic state, means for selectively driving unequal
6 signal currents through the first and the second signal carrying conductors, respectively,
7 wherein the difference current, between the unequal signal currents, flows back to the
8 | means for selectively ~~driving~~,driving;

9 a terminating resistor connected between the distal ends of the first and the second
10 signal carrying conductors, wherein no common mode signals are introduced into or
11 | measured along the terminating ~~resistor~~,resistor;

12 means for receiving the unequal signal currents at the distal end of the transmis-
13 | sion ~~line~~,line; and

14 means for sensing the unequal currents, and wherein a logic state is defined by
15 which of the two conductors carries the larger of the unequal currents.

1 2. (CURRENTLY AMENDED) The current mode transfer logic transmission line
2 driver system of claim 1 wherein the means for selectively driving unequal currents
3 through the two transmission lines, comprises:

4 | a first current source selectably connected to the first signal carrying ~~conduc-~~
5 ~~tor~~,conductor; and

6 a second current source selectably connected to the second signal carrying con-
7 ductor of the first transmission line, the first and the second current sources of unequal
8 magnitudes.

- 1 3. (CURRENTLY AMENDED) The current mode transfer logic transmission line
2 driver system of claim 1 wherein the means for receiving currents at the distal end of
3 each transmission line comprises:
4 a first current receiving circuit connected between the distal end of the first
5 transmission line and at least one return path ~~conductor~~conductor; and
6 a second current receiving circuit connected between the distal end of the second
7 transmission line and at least one return path conductor.
- 1 4. (PREVIOUSLY PRESENTED) The current mode transfer logic transmission line
2 driver system of claim 3 wherein the first and the second current receiving circuits com-
3 prises diode connected MOS transistors.
- 1 5. (PREVIOUSLY PRESENTED) The current mode transfer logic transmission line
2 driver system of claim 4 further comprising means for biasing each diode connected
3 MOS transistor so that it presents a low impedance at the distal ends of the transmission
4 lines, but wherein that low impedance is substantially higher than the line's characteristic
5 impedance.
- 1 6. (PREVIOUSLY PRESENTED) The current mode transfer logic line driver system of
2 claim 1 wherein the means for sensing the unequal currents comprises means for compar-
3 ing the currents in a first receiving circuit to the current in a second receiving circuit.
- 1 7. (PREVIOUSLY PRESENTED) The current mode transfer logic line driver system of
2 claim 6 wherein the means for comparing the currents in the first receiving circuit to the
3 current in the second receiving circuit comprises:
4 a differential current amplifying circuit that amplifies the difference in the cur-
5 rents in the first and the second receiving circuits.

1 8. (CURRENTLY AMENDED) The current mode transfer logic line driver system of
2 claim 6 wherein the differential current amplifying circuit comprises:

3 a first amplifying current mirroring circuit providing ~~an~~ a first output ~~cur-~~
4 ~~rent,~~current;

5 a second amplifying current mirroring circuit providing a second output ~~cur-~~
6 ~~rent,~~current; and

7 a current to voltage conversion circuit, arranged to receive the first and the second
8 output currents and provides a voltage output that is proportional to the difference be-
9 tween the outputs of the first and the second amplifying current mirroring circuits.

1 9. (CURRENTLY AMENDED) The current mode transfer logic transmission line
2 driver system of claim 1 wherein the transmission line comprises:

3 a first transmission line defining the first signal carrying conductor and a charac-
4 teristic impedance with respect to at least one return path ~~conductor,~~conductor;

5 a second transmission line defining the second signal carrying conductor and a
6 characteristic impedance with respect to at least one return path ~~conductor,~~conductor; and

7 wherein the at least one return path conductor is connected to ground.

1 10. (CURRENTLY AMENDED) A method for transferring current mode logic signals
2 over transmission lines comprising the steps ~~of:~~of:

3 defining a transmission line with at least a first and a second signal carrying ~~con-~~
4 ~~ductor,~~conductor;

5 defining a characteristic impedance with respect to the at least first and second
6 signal carrying ~~conductors,~~conductors;

7 with the logic signals in one logic state, selectively driving unequal signal cur-
8 rents from current sources through the two signal carrying conductors, ~~respee-~~
9 ~~tively,~~respectively;

10 returning the difference current between the unequal signal currents back to the
11 current ~~sources,~~sources;

12 providing a terminating resistor between the distal ends of the at least first and the
13 second signal carrying conductors, wherein no common mode signals are introduced into
14 or measured along the terminating ~~resistor~~, resistor;

15 receiving the unequal signal currents from the distal end of the transmission ~~line~~,
16 line; and

17 sensing the unequal currents, wherein a logic state is defined by which of the two
18 conductors carries the larger of the unequal currents.

1 11. (CURRENTLY AMENDED) The method for transferring current mode logic sig-
2 nals of claim 10 wherein the selectively driving unequal currents through the two signal
3 carrying conductors, comprises the steps of:

4 selectably connecting a first current source to the first signal carrying ~~conduc-~~
5 ~~tor~~, conductor; and

6 selectively connecting a second current source to the second signal carrying con-
7 ductor, wherein the first and the second current sources are of unequal magnitudes.

1 12. (CURRENTLY AMENDED) The method for transferring current mode logic sig-
2 nals of claim 10 wherein the receiving currents from the distal end of the transmission
3 line comprises the steps of:

4 receiving a first current from the distal end of the first signal carrying ~~conduc-~~
5 ~~tor~~, conductor; and

6 receiving a second current from the distal end of the second signal carrying con-
7 ductor.

1 13. (PREVIOUSLY PRESENTED) The method for transferring current mode logic sig-
2 nals of claim 12 wherein the first and the second currents are received by diode con-
3 nected MOS transistors.

1 14. (PREVIOUSLY PRESENTED) The method for transferring current mode logic sig-
2 nals of claim 13 further comprising the steps of biasing each diode connected MOS tran-

3 sistor so that it presents a low impedance at the distal ends of the transmission lines, but
4 wherein that low impedance is substantially higher than the line's characteristic imped-
5 ance.

1 15. (PREVIOUSLY PRESENTED) The method for transferring current mode logic sig-
2 nals of claim 10 wherein the step of sensing the unequal currents comprises the step of
3 comparing the current in a first receiving circuit to the current in a second receiving cir-
4 cuit.

1 16. (PREVIOUSLY PRESENTED) The method for transferring current mode logic sig-
2 nals of claim 15 wherein the step of comparing the currents in the first receiving circuit to
3 the current in the second receiving circuit comprises the step of amplifying the difference
4 in the currents in the first and the second receiving circuits.

1 17. (CURRENTLY AMENDED) The method for transferring current mode logic sig-
2 nals of claim 15 wherein the step of amplifying the difference comprises the steps of:
3 first mirroring and amplifying the current in the first receiving circuit and provid-
4 ing an first output ~~current~~,current;
5 second mirroring and amplifying the current in the first receiving circuit and pro-
6 viding a second output ~~current~~,current;
7 receiving the first and the second output ~~currents~~,currents; and
8 provides a voltage output that is proportional to the difference between the re-
9 ceived first and the second output currents.

1 18. (CURRENTLY AMENDED) The method for transferring current mode logic sig-
2 nals of claim 10 wherein the step of defining a transmission line comprises the steps of:
3 defining a first transmission line having the first signal carrying conductor and a
4 characteristic impedance with respect to at least one return path conductor, and

5 defining a second transmission line having the second signal carrying conductor
6 and a characteristic impedance with respect to at least one return path ~~conduc-~~
7 tor, conductor; wherein the at least one return path conductor is connected to ground.